Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks.

X. Gao, C. Deng, M. Liu, Z. Zhang, D. Pan, and Y. Lin. ASP-DAC, page 152-157. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Weiqing Pan

Other publications of authors with the same name

NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric Photonic Device Simulation.J. Gu, Z. Gao, C. Feng, H. Zhu, R. Chen, D. Boning, and D. Pan. NeurIPS, (2022)A shape-driven spreading algorithm using linear programming for global placement.S. Dhar, L. Singhal, M. Iyer, and D. Pan. ASP-DAC, page 563-568. ACM, (2019)Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture.J. Gu, Z. Zhao, C. Feng, M. Liu, R. Chen, and D. Pan. ASP-DAC, page 476-481. IEEE, (2020)An Efficient Training Framework for Reversible Neural Architectures.Z. Jiang, K. Zhu, M. Liu, J. Gu, and D. Pan. ECCV (27), volume 12372 of Lecture Notes in Computer Science, page 275-289. Springer, (2020)DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Pan. DAC, page 117. ACM, (2019)TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC.M. Jung, J. Mitra, D. Pan, and S. Lim. DAC, page 188-193. ACM, (2011)DTCO for DSA-MP Hybrid Lithography with Double-BCP Materials in Sub-7nm Node.J. Ou, X. Xu, B. Cline, G. Yeric, and D. Pan. ICCD, page 403-410. IEEE Computer Society, (2017)OpenMPL: An Open Source Layout Decomposer: Invited Paper.W. Li, Y. Ma, Q. Sun, Y. Lin, I. Jiang, B. Yu, and D. Pan. ASICON, page 1-4. IEEE, (2019)Optical computing on silicon-on-insulator-based photonic integrated circuits.Z. Zhao, Z. Wang, Z. Ying, S. Dhar, R. Chen, and D. Pan. ASICON, page 472-475. IEEE, (2017)Skew Bounded Buffer Tree Resynthesis For Clock Power Optimization.S. Roy, D. Pan, P. Mattheakis, P. Colyer, L. Masse-Navette, and P. Ribet. ACM Great Lakes Symposium on VLSI, page 87-90. ACM, (2015)

BibSonomy

Disambiguation of "Pan, David Z."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks.

Please choose a person to relate this publication to

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Weiqing Pan

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Pan, David Z."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks.

Please choose a person to relate this publication to

David Tse-chien Pan

Z Taufig

Xiaoqing Pan

Petra Pan

Weiqing Pan

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks.