Article,
Power estimation methods for sequential logic circuits.
C. Tsui, J. Monteiro, M. Pedram, S. Devadas, A. Despain, and B. Lin.IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 404-416 (1995)
Meta data
- BibTeX key
- journals/tvlsi/TsuiMPDDL95
- entry type
- article
- year
- 1995
- journal
- IEEE Trans. Very Large Scale Integr. Syst.
- number
- 3
- pages
- 404-416
- volume
- 3
- ee
- https://doi.org/10.1109/92.406998
- url
- http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi3.html#TsuiMPDDL95
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/tvlsi/TsuiMPDDL95
%A Tsui, Chi-Ying
%A Monteiro, José
%A Pedram, Massoud
%A Devadas, Srinivas
%A Despain, Alvin M.
%A Lin, Bill
%D 1995
%J IEEE Trans. Very Large Scale Integr. Syst.
%K dblp
%N 3
%P 404-416
%T Power estimation methods for sequential logic circuits.
%U http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi3.html#TsuiMPDDL95
%V 3
@article{journals/tvlsi/TsuiMPDDL95,
added-at = {2022-08-01T00:00:00.000+0200},
author = {Tsui, Chi-Ying and Monteiro, José and Pedram, Massoud and Devadas, Srinivas and Despain, Alvin M. and Lin, Bill},
biburl = {https://www.bibsonomy.org/bibtex/2d879ed98fccc16c946376b13a9abeee0/dblp},
ee = {https://doi.org/10.1109/92.406998},
interhash = {e986f1486092c01212f393f258995d8d},
intrahash = {d879ed98fccc16c946376b13a9abeee0},
journal = {IEEE Trans. Very Large Scale Integr. Syst.},
keywords = {dblp},
number = 3,
pages = {404-416},
timestamp = {2024-04-08T14:33:16.000+0200},
title = {Power estimation methods for sequential logic circuits.},
url = {http://dblp.uni-trier.de/db/journals/tvlsi/tvlsi3.html#TsuiMPDDL95},
volume = 3,
year = 1995
}